(11) EP 0 731 441 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 11.09.1996 Bulletin 1996/37

(51) Int Cl.6: G09G 3/36

(21) Application number: 96400400.6

(22) Date of filing: 26.02.1996

(84) Designated Contracting States: **DE FR GB NL**

(30) Priority: 06.03.1995 US 399014

(71) Applicant: THOMSON multimedia 92050 Paris La Défense (FR)

(72) Inventors:

Huq, Ruquiya Ismat Ara
92050 Paris La Défense Cedex (FR)


Dingwall, Andrew Gordon Francis
92050 Paris La Défense Cedex (FR)

 (74) Representative: Ruellan-Lemonnier, Brigitte et al THOMSON Multimedia,
9 Place des Vosges
La Défense 5
92050 Paris La Défense (FR)

(54) A liquid crystal display driver with threshold voltage drift compensation

(57) A shift register for scanning a liquid crystal display includes cascaded stages. A given stage is formed with an input transistor switch that is responsive to an output pulse of a stage upstream in the chain of the cascaded stages. An output pulse of the given stage is produced in a pull-up transistor of a push-pull amplifier. A

pull-down transistor is responsive to a control signal that tracks a variation of a threshold voltage of the pull-down transistor. A difference between the control signal and the threshold voltage is maintained small in a manner to reduce a change in a conductivity of the pull-down transistor when a drift in the threshold voltage of the pull-down transistor occurs.



EP 0 731 441 A

40

45

Description

This invention relates generally to drive circuits for display devices and particularly to a shift register for applying row select line signals to row select lines in a liquid crystal display (LCD).

Display devices, such as liquid crystal displays, are composed of a matrix of pixels arranged horizontally in rows and vertically in columns. The video information to be displayed is applied as brightness (gray scale) signals to data lines which are individually associated with each column of pixels. The rows of pixels are sequentially scanned by signals that are developed in row select lines. The capacitance of the pixel associated with the activated row select line is charged to the various brightness levels in accordance with the level of the brightness signal applied to the individual columns via the corresponding data lines.

Amorphous silicon has been the preferable technology for fabricating liquid crystal displays because this material can be fabricated at low temperatures. Low fabrication temperature is important because it permits the use of standard, readily available and inexpensive substrate materials. However, the use of amorphous silicon thin film transistors (a-Si TFTs) in integrated peripheral pixel drivers causes design difficulties because of low mobility, threshold voltage drift and the availability of only N-type metal oxide semiconductor (N-MOS) enhancement transistors.

In an active matrix display each pixel element includes a switching device which applies the video signal to the pixel. Typically, the switching device is a TFT which receives the brightness information from solid state circuitry. Because both the TFT's and the circuitry are composed of solid state devices it is preferable to simultaneously fabricate the TFT's and the drive circuitry utilizing either amorphous silicon or polysilicon technology. U.S. Patent No. 5,170,155 in the names of Plus et al., entitled "System for Applying Brightness Signals To A Display Device And Comparator Therefore", describes an example of data line or column drivers of an LCD.

Because of parasitic coupling between the column data lines and row select lines, the data ramping voltage developed in the data lines is capacitively coupled to each of the row select lines and produces therein a parasitic disturbance signal. It is desirable to prevent such parasitic signal from developing in the row select lines to prevent the false selection of a row.

Select line drive circuitry is desirably fabricated directly onto the same substrate and concurrently with the fabrication of the liquid crystal cells. An example of a known scan or shift register that drives the row select lines is described in U.S. Patent No. 5,222,082, which may be integrated with a liquid crystal display device. An output section of the register is arranged as a pushpull amplifier that may be formed by TFT's. When a given row is de-selected, a pulldown TFT of the push-pull

amplifier is turned on for applying a suitable impedance at a terminal of a row line conductor of the de-selected row. Thereby, the aforementioned parasitic signal is shunted or prevented from developing at a significant magnitude at the row line conductor.

Each row line conductor is de-selected during the majority of an updating cycle or a frame time. Consequently, the pulldown TFT's are conductive most of the time and are susceptible to over-stress. Consequently, an increase in the threshold voltage of the pulldown TFT occurs over the operational lifetime. It is desirable to reduce the drive voltage applied to the pulldown TFT to reduce the potential for over-stress in a manner that takes into account the increase in the threshold voltage.

A display select line shift register, embodying an aspect of the invention, includes a transistor which may exhibit substantial threshold drift due to operational voltages. A control voltage is applied to the transistor. The control voltage is produced in a sensor that senses the threshold drift. The control voltage is automatically changed to maintain a current conducting parameter of the transistor substantially constant with threshold drift.

FIGURE 1 illustrates a block diagram of a shift register including a plurality of cascaded stages; FIGURE 2 illustrates a schematic diagram of a shift register stage, embodying an aspect of the invention, that can be used in the shift register of FIGURE 1.

FIGURES 3a-3d are diagrams of the relative timing of the output signals and the respective clock signals occurring at respective nodes of the FIGURE 1 shift register utilizing stages illustrated in FIGURE 2;

FIGURE 4 illustrates a threshold voltage variation compensation arrangement, embodying an aspect of the invention, for the circuit of FIGURE 2;

FIGURE 5 illustrates a graph useful in explaining the operation of the FIGURE 4 circuitry;

FIGURE 6 is a schematic diagram of a liquid crystal display with a noise cancellation arrangement for reducing a current in an output stage of the shift register of FIGURE 2; and

FIGURE 7 illustrates in detail an amplifier of the circuit of FIGURE 6.

DETAILED DESCRIPTION

FIGURE 2 illustrates an exemplary stage n, of a shift register 100 of FIGURE 1. Shift register 100 of FIGURE 1 drives row select lines 118 of a liquid crystal display matrix, not shown in FIGURE 1. In shift register 100, stages n-1, n, n+1 and n+2 are coupled to one another in a cascade configuration. An output signal of a given stage is coupled to an input of the immediately following stage in the chain. For example, an output pulse OUTn-1 of preceding stage n-1 in the chain of register 100 is coupled to an input terminal 12 of stage n of FIGURE 2.

40

55

Illustratively, only four stages, n-1, n, n+1 and n+2 are shown. However, the total number of stages n in the chain of register 100 is substantially larger. Shift register 100 may be referred to as a "walking one" shift register. This is so because a TRUE state propagates through register 100 during a video frame time.

A clock generator 101 of FIGURE 1 produces a three-phase clock signal, (clock signals C1, C2 and C3) having waveforms that are shown in FIGURES 3d, 3c and 3b, respectively. The pulse of signal OUTn-1 of FIGURE 3a is produced when the pulse of clock signal C3 is applied to stage n-1 of FIGURE 1. Similar symbols and numerals in FIGURES 1, 2 and 3a-3d indicate similar items or functions.

Signal OUTn-1 of FIGURE 1 is developed at input terminal 12 of stage n of FIGURE 2. Signal OUTn-1 at the HIGH level is coupled via a transistor 18 of FIGURE 2 operating as a switch to a terminal 18a for developing a control signal P1. Immediately prior to the occurrence of clock signal C1, signal P1 at terminal 18a is boosted to a higher potential using a boot-strap operation by clock signal C3 that is applied to terminal 18a via a capacitor 31. Signal OUTn-1 of stage n-1 that is coupled to input terminal 12 of stage n is also coupled to the gate electrode of a transistor 21. A drain of transistor 21 is coupled via a terminal 21a to a gate of a transistor 19 and to the gate electrode of a pull-down transistor 17. As a result, both transistors 19 and 17 are rendered nonconductive.

The HIGH level of signal P1 is temporarily stored in an inter-electrode capacitance, not shown, and in a capacitor 30. Signal P1 that is developed at the gate of an output transistor 16 conditions output transistor 16 for conduction. Clock signal C1 of FIGURE 3d is coupled via transistor 16 to the output terminal 13 when terminal 18a is high. Interelectrode parasitic capacitances CP tend to bootstrap the potential at terminal 18a, providing extra drive to transistor 16. Consequently, an output pulse signal OUTn is developed at the output terminal 13 of register n. During this interval, pull-down transistor 17 is rendered non-conductive by the operation of transistor 21 and has no effect then on signal OUTn.

Signal OUTn of stage n is applied to an input terminal of subsequent stage n+1 of FIGURE 1. Stage n+1 operates similarly to stage n except for utilizing clock signal C2, instead of clock signal C1 in stage n, for turning on the corresponding transistor. When clock signal C1 attains the inactive LOW level, transistor 16 remains turned on until signal P1 goes low. Signal OUTn of stage n goes low by virtue of discharge through transistor 16 when clock signal C1 is low.

A transistor 25 has its drain-source conduction path coupled between terminal 18a and a reference potential VSS1 sufficient to turn off pull-up transistor 16 when transistor 25 is conductive. The gate of transistor 25 of stage n is coupled to an output terminal of subsequent stage n+2 in the chain of FIGURE 1 and is controlled by an output signal OUTn+2. Signal OUTn+2 is generated

downstream of the pulse propagation path in register

The pulse of signal OUTn+2 occurs concurrently with clock signal C3 of FIGURE 3b. The pulse of signal OUTn+2 causes transistor 25 of FIGURE 2 to discharge the aforementioned inter-electrode capacitance CP at terminal 18a. Transistor 25 clamps the signal at terminal 18a to a level that prevents transistor 16 from generating any additional pulse of signal OUTn when the immediately following pulse of clock signal C1 occurs.

In accordance with an inventive feature, the pulse of signal OUTn+2 is also coupled to a gate of a transistor 20 for turning on transistor 20. Transistor 20 applies a voltage VDD, embodying another inventive feature, to terminal 21a for turning on transistors 17 and 19. Following the pulse of signal OUTn+2, transistor 20 is turned off. However, a capacitor 32 that is coupled to the gate of transistors 17 and 19 stores a charge by the operation of transistor 20. The stored charge in capacitor 32 maintains transistors 17 and 19 conductive until the next scanning cycle, when the signal at terminal 12 causes transistor 21 to turn on and, thereby, transistors 17 and 19 to turn off. Capacitor 32 also provides noise filtering for the signal at terminal 12.

As long as transistor 17 is conductive, it operates as a pull-down transistor for applying a suitable impedance at terminal 13. Thus, transistor 17 sinks a current i17. Advantageously, the drain-source impedance of transistor 17 is sufficiently low to discharge the high level on the row select line and in addition it should be sufficiently low to sink any parasitic currents coupled to the row select line from the column lines of the LCD matrix. If parasitic currents are not dissipated by transistor 17, they may produce potentials that grow to a large magnitude sufficiently large to cause a false selection in the subsequent register stage. Thus, a false selection may be prevented provided that the threshold voltage of transistor 17 does not significantly increase over the operation life. Advantageously, when transistor 19 is conductive, it prevents clock signals C1 and C3 from turning on transistor 16.

A pulse at each output terminal of register 100 of FIGURE 1, for example, the pulse of signal OUTn+2 occurs only once during a vertical interval of approximately 16.6 millisecond. Therefore, advantageously, none of the switched transistors 18, 16, 20 and 25 of stage n of FIGURE 2 is biased for conduction more than one clock period, during each vertical interval. On the other hand, transistors 17 and 19 are biased for continuous conduction, during most of the vertical interval. It may be desirable to reduce potentials applied to transistors 17 and 19 which may cause the threshold voltages of transistors 17 and 19 to increase and their current sinking capabilities to decrease.

To reduce stress in transistors 17 and 19, signal P2 at the gate of transistor 17 is established at a voltage level that is greater than the threshold voltage of transistor 17 by no more than, for example, 2V at the start

55

of the operational lifetime. Because a threshold voltage VTH of transistor 17 increases as a result of stress, it is desirable to compensate for such increase in threshold voltage VTH in a manner which keeps current conduction capability of transistors 17 and 19 substantially constant over the operation lifetime.

In accordance with an aspect of the invention, variable voltage VDD that controls the conductivity of transistors 17 and 19 is increased in a manner to track threshold voltage drift in transistors 17 and 19, during the operation lifetime. The variation in voltage VDD prevents a decrease in the conductivity of transistor 17, for example, that could result from threshold voltage drift of voltage VTH of transistor 17.

FIGURE 4 illustrates a threshold voltage drift compensations circuit 40, embodying a further inventive feature, that produces voltage VDD of FIGURES 2 and 4. Except for a TFT 199, the circuit elements of circuit 40 are formed separately from shift register 100 of FIGURE 1 such that all other transistors of circuit 40 may be single crystal transistors and not TFT's. TFT 199 is formed together with shift register 100 of FIGURE 1 on the glass of the LCD, and is used for sensing any threshold drift in the TFT's.

In circuit 40, a P-type MOS transistor 41 is coupled in series with a resistor 42 for producing a predetermined constant control current in transistor 41. A transistor 43 is coupled to transistor 41 in a current mirror configuration. Thus, the current i43 in transistor 43 is current mirror controlled by transistor 41. Current i43 is coupled to a series coupled arrangement of a transistor 44, a transistor 45 and TFT 199 that are N-type transistors. As a result of current i43, a threshold voltage compensating voltage 46a is developed at a terminal 46, across the series arrangement.

A gate electrode of TFT 199 is coupled to its drain electrode. Therefore, a source-drain voltage V199 across TFT 199 is equal to a source-gate voltage of TFT 199. Gate-source voltage V199 across TFT 199 provides a first portion of voltage 46a. Voltage V199 is indicative of the threshold voltage of transistor 199. Because TFT 199 has a similar threshold voltage variation characteristics as transistor 17 of FIGURE 2, voltage V199 is also indicative of threshold voltage VTH of transistor 17. For design convenience, TFT 199 is a larger transistor. Therefore, a relatively larger magnitude of current i43 than that flowing in transistor 17 is used for developing voltage V199. When, as a result of stress, an increase in threshold voltage VTH occurs in transistor 17 of FIGURE 2, a corresponding increase in voltage V199 of FIGURE 4 occurs because of the similarly of characteristics and stress.

Each of transistors 44 and 45 that are coupled in series with TFT 199 has its gate coupled to its drain and has a substrate terminal that is coupled via a conductor 48 to a reference level G. A portion of voltage 46a that is developed in transistors 44 and 45 is summed up with voltage V199 to produce voltage 46a. In this way, volt-

age 46a is made larger by approximately 2V than voltage V199. Voltage V199 is approximately equal to threshold voltage VTH of transistor 17 of FIGURE 2 and increases when voltage VTH increases.

Voltage 46a is coupled to a non-inverting, unity gain amplifier for producing voltage VDD that is equal to voltage 46a. Voltage VDD is applied through transistor 20 of FIGURE 2 for varying the voltage level of signal P2 of transistor 17.

The aforementioned voltage difference of, for example, 2V that is produced by transistors 44 and 45 of FIGURE 4 is attained at the beginning of the operation service of the LCD. During the service hours, the threshold voltage of transistor 199 increases. It may be desirable to have voltage 46a increase by more than the increase of voltage V199 for maintaining the same conductivity in transistor 17 of FIGURE 2.

In accordance with an additional inventive feature, the substrate is biased at a level that is smaller than a source voltage of each of transistors 44 and 45, as indicated before. An increase in voltage V199 produces a channel modulation in each of transistors 44 and 45. The channel modulation is attained by the source-substrate voltage increase. As a result, the resistivity of each of transistors 44 and 45 increases along with the increase of voltage V199. In this way, advantageously, voltage 46a is increased in a non-linear manner. The increase in voltage 46a is proportionally larger than if transistors 44 and 45 operated as linear resistors, or simple level shifters. Advantageously, in this way, the conductivity of transistor 17 may be maintained relatively constant even when threshold voltage VTH of transistor 17 increases.

FIGURE 5 shows an example of the magnitude of current i17 that transistor 17 can sink for a source-drain voltage maintained no greater than 50 mV. As shown in FIGURE 5, current i17 changes by less than 5% for a corresponding change in threshold voltage VTH of about 10V.

In order to reduce the stress in transistor 17 it is desirable to maintain the current i17 low, such as within the current range, for example, shown in FIGURE 5. Conducting current i17 at a higher magnitude than the range of FIGURE 5 might require a higher gate-source voltage in transistor 17. Such higher gate-source voltage might result in a higher stress in transistor 17 and, therefore, disadvantageously, in a shorter operational life

FIGURE 6 illustrates a noise compensation circuit 200 that is applied to a liquid crystal array 16'. Similar symbols and numerals in FIGURES 1, 2, 3a-3d and 4-6 indicate similar items or functions. Circuit 200 of FIGURE 6 maintains current i17 of FIGURE 2 at a relatively small magnitude. Array 16' of FIGURE 6 includes column data lines 177 and row select lines 118. Row select lines 118 are driven by shift register 100 of FIGURE 1 for successively selecting row lines 118. Column data lines 117 may be driven in a similar way to that described

30

35

40

45

in U.S. Patent No. 5,170,155 in the names of Plus et al., entitled "System for Applying Brightness Signals To A Display Device And Comparator Therefore". The data line drivers of Plus et al., operate as chopped ramp amplifiers. Each data line 177 of FIGURE 6 is driven by a corresponding transistor 126. A given transistor 126 of a corresponding data line driver couples a data ramp voltage 128, produced in a data ramp generator 234 to a corresponding data line 177 of the matrix for developing a ramp signal in pixels 16a of the selected row. Transistor switch 126 is controlled by a comparator, not shown. Transistor switch 126 is turned on for coupling the data ramp voltage 128 to the data line 177 and is turned off at a controllable instant that is determined by the magnitude of the picture information containing video signal, not shown.

In addition to the conventional data lines 177, array 16' includes a pair of column lines 177a and 177b that do not provide picture information and are referred to herein as dummy column lines 177a and 177b. Column lines 177a and 177b are placed in parallel to data lines 177 at two ends, respectively, of array 16'. Thus, data lines 177 are interposed between the dummy column lines 177a and 177b. For displaying a typical picture content, a substantial number of transmission gates 126 simultaneously apply corresponding portions of the data ramp voltage 128 to the corresponding data lines 177 for developing in a given data line 177 a data ramp voltage VDATALINE.

A parasitic coupling capacitance CRC is associated with each intersection or crossover of each row select line 118 and each data line 177. A signal ROW-NOISE is produced on the respective select lines as a consequence of the parasitic capacitances coupling the chopped ramp signals applied to the data lines, to the row select lines.

The dummy column line 177a, having similar capacitances CRD but substantially larger than capacitances CRC, is used for developing a signal NOISE-SENSE representative of the signals ROW-NOISE developed in the row select lines 118. Signals ROW-NOISE are A/C coupled to line 177a via capacitances CRD. Capacitances CRD are inter-line capacitances between lines 118 and line 177a. An assumption is made that the signal ROW-NOISE in respective row select lines 118 that are de-selected has similar amplitude and waveform.

The signal NOISE-SENSE is coupled to an input terminal 201 of a noise cancellation amplifier 202. Amplifier 202 is a relatively high gain inverting amplifier which inverts the instantaneous level of signal NOISE-SENSE to produce a signal NOISE-CANCEL. Signal NOISE-CANCEL is an A/C signal that is coupled to the dummy column line 177b. Signal NOISE-CANCEL is capacitively coupled from line 177b via capacitances CRD to row select lines 118. Because signal NOISE-CANCEL is antiphase to signal NOISE-SENSE, signal NOISE-CANCEL tends to significantly reduce signals ROW-NOISE in each row select line 118.

It may be desirable to augment the parasitic capacitive coupling between row select lines 118 and dummy column lines 177a and 177b, shown schematically by capacitances CRD, to attain sufficient sensitivity and stability. Therefore, a width dimension W of each of lines 177a and 177b is made substantially greater than that of data line 177. For example, the total capacitance between lines 177a and row select lines 118 may be in the range of 2000 pf - 3000 pf.

FIGURE 7 illustrates amplifier 202 of FIGURE 6 in detail. Similar symbols and numerals in FIGURES 1, 2, 3a-3d and 4-7 indicate similar items or functions. Amplifier 202 of FIGURE 7 includes a unity gain non-inverting amplifier 202a. Signal NOISE-SENSE is coupled via a resistor R2 and a level shifting arrangement that includes a capacitor C2 to a non-inverting input terminal in+ of amplifier 202a. A P-type metal oxide semiconductor (PMOS) transistor MP and an N-type metal oxide semiconductor (NMOS) transistor MN develop a reference voltage REF of 10V across capacitor C2, when a pulse signal PRECHG and a complementary pulse signal PRECHAG-INV are developed at gates of transistors MP and MN, respectively. Thus, a voltage of, for example, 10V is summed with the instantaneous voltage of signal NOISE-SIGNAL at terminal in+. Transistors MP and MN are turned on and off for charging capacitor C2 in the vicinity of a time T1 of the waveform of ramp voltage VDATALINE of FIGURE 6, prior to a ramping portion 66 of voltage VDATALINE.

Voltage REF of FIGURE 7 is also coupled to a non-inverting input terminal of a high gain inverting amplifier 202b via an R-C filter formed by a resistor Rx and a capacitor C4. An output signal OUT of amplifier 202a is coupled via a resistor R3 to an inverting input terminal of amplifier 202b. A feedback resistor R4 is coupled from an output terminal of amplifier 202b, where signal NOISE-CANCEL is developed, to the inverting input terminal of amplifier 202b. The A/C voltage gain of amplifier 202b with a feedback is approximately equal to 2000.

As long as the voltage at terminal 201 is zero such as at time T1 when no signal disturbance occurs, the DC level shifting that is provided by the voltage across capacitor C2 produces an output signal 202c from amplifier 202a of 10V. As a result of the voltage of 10V developed at the non-inverting input terminal of amplifier 202b, the voltage at the output terminal of amplifier 202b where signal NOISE-CANCEL is developed is equal to 10V. Thus, a voltage range of signal NOISE-CANCEL of FIGURE 7 has an upper range limit level in the vicinity of a supply voltage VS of +22V and a lower range limit level in the vicinity of OV. Advantageously, signal NOISE-CANCEL is normally biased at approximately the mid-range between +22V and 0V thereby allowing the signal NOISE-CANCEL voltage swing variations in opposite directions.

As explained before, signal NOISE-CANCEL substantially reduces the magnitude of signal NOISE-SENSE when the input voltage at terminal 201 of FIG-

15

20

25

45

URE 6 varies. When the signal at terminal 201 varies such that signal NOISE-SENSE of a given amplitude is developed, signal NOISE-CANCEL of amplifier 202b tends to substantially reduce the amplitude of signal NOISE-SENSE. Because of the high gain of amplifier 202b the noise reduction is significant. The capacitive coupling from line 177b to select lines 118 causes the signal ROW-NOISE in each row select line 118 to advantageously be significantly reduced. The current i17 in transistor 17 of FIGURE 2, is also advantageously, reduced. Consequently, transistor 17 need not be driven by a large gate-to-source voltage. Therefore, transistor 17 is not significantly stressed. The result is that transistor 17 has a longer operation life than if it were stressed.

Claims

1. A shift register, comprising:

a source of a plurality of phase shifted clock signals:


a plurality of cascaded stages, wherein a given one of said cascaded stages includes:


a first transistor of a push-pull amplifier responsive to a first clock signal of said clock signals for generating an output pulse at an output of said given stage; and a second transistor of said push-pull amplifier coupled to said output of said given stage for clamping said output to an inactive level of said output pulse; said given stage characterized by:


an input section responsive to an output pulse developed at an output of a second of said cascaded stages when a clock signal that is phase shifted with respect to said first clock signal occurs for generating a control signal at a control electrode of said first transistor, said control signal conditioning said first transistor to generate said output pulse of said given stage when an active level of said first clock signal occurs; and a sensor for generating a threshold voltage indicative signal; said second transistor being rendered responsive to said threshold voltage indicative signal in a manner to compensate for a change in a threshold voltage of said second transistor.


- A shift register according to Claim 1 further characterized in that said threshold voltage indicative signal is coupled in common to each of said plurality of said cascaded stages.
- A shift register according to Claim 1 further characterized in that said push-pull amplifier is coupled to a row select line of a liquid crystal display.

- 4. A shift register according to Claim 1 further characterized by: a switching, third transistor responsive to an output pulse of a stage downstream of said given stage for applying said threshold voltage indicative signal to said second transistor.
- 5. A shift register according to Claim 1 further characterized in that said sensor comprises a third transistor having a threshold voltage variation that tracks said threshold voltage of said second transistor in a manner to vary said threshold voltage indicative signal.
- 6. A shift register according to Claim 5 further characterized by: a non-linear element coupled in series with said third transistor for varying said threshold voltage indicative signal in non-linear multiplicative manner with respect to said threshold voltage variation of said third transistor.












FIG. 5




FIG. 6

